Application No.	Applicant(s)
10/618 333	POECHMUELLER, PETER
Examiner	Art Unit
Vu A. Le	2824
pears on the cover sheet w S (OR REMAINS) CLOSED i b) or other appropriate comm	ith the correspondence address n this application. If not included nunication will be mailed in due course. THIS subject to withdrawal from issue at the initiative
<u>dment file 11/24/03</u> .	
y the Examiner.	
" of this communication to file MENT of this application. mitted. Note the attached EX ves reason(s) why the oath of ust be submitted. rson's Patent Drawing Revie r's Amendment / Comment of	on No ed in this national stage application from the e a reply complying with the requirements AMINER'S AMENDMENT or NOTICE OF or declaration is deficient. w (PTO-948) attached or in the Office action of the drawings in the front (not the back) of
_	ERIAL must be submitted. Note the
6. ☐ Interview S Paper No. /08), 7. ☐ Examiner's	Informal Patent Application (PTO-152) Summary (PTO-413), /Mail Date S Amendment/Comment Statement of Reasons for Allowance
	Examiner Vu A. Le Dears on the cover sheet was (OR REMAINS) CLOSED is 50 or other appropriate common RIGHTS. This application is 3 and MPEP 1308. Idment file 11/24/03. The been received. We been received in Application ocuments have been received in Application. The of this communication to file MENT of this application. The submitted of the attached EX was reason(s) why the oath of the submitted. The submitted of the header according to 37 Chosit of BIOLOGICAL MATTER FOR THE DEPOSIT OF BIOLOGICAL MATTER THE DEPOSI

Page 2

Application/Control Number: 10/618,333

Art Unit: 2824

REASONS FOR ALLOWANCE

1. The following is an examiner's statement of reasons for allowance: the present invention relates to a layer structure of a DRAM device having master bit lines. The independent claims 1 and 12 recites an apparatus and method of operating for a DRAM device having master bit lines comprising a plurality of access transistors, first select transistors for coupling first bit lines to signal lines and second select transistors for coupling second bit lines to signal lines, wherein the access transistors, the first and second select transistors are in a first well of a single-crystal semiconductor region of a substrate. The PRIOR ART fails to disclose or suggest such a DRAM having the access transistors, the first and second select transistors being in a first well of a single-crystal semiconductor region of a substrate such as described in the independent claims 1 and 12, therefore, claims 1-20 are in condition for allowance.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vu A. Le whose telephone number is (571) 272-1871. The examiner can normally be reached on M-F (7:00-3:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571)-272-1869. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vu A. Le Primary Examiner Art Unit 2824

08/27/04